



Fig.1
(PRIOR ART)



202120222001


Fig.2

(PRIOR ART)




10072872.021202

Fig.3
(PRIOR ART)



10072872.021302

Fig.4
(PRIOR ART)



10072972 024202

Fig. 5





Fig.6

(PRIOR ART)



10072872.021202

Fig.7

(PRIOR ART)







Fig.8



10072872.021202




The circuit diagram shows a differential amplifier. A differential pair of transistors, labeled 43 and 44, has their sources connected to a common current source 45. The gates of transistors 43 and 44 are connected to input nodes (H) and (M) respectively. The drains of transistors 43 and 44 are connected to output nodes (H) and (M) respectively. The output node (H) is connected to a load resistor 41, and the output node (M) is connected to a load resistor 42. The current source 45 is connected to a clock signal CK. The circuit is powered by AVD and AVS.



[illegible]

Fig.14



202120 24324001

Fig.15




Fig.16




Fig. 18




Fig.19




Fig.20

302




Fig.21

3241




Fig.22

3221




Fig.23




Fig.24




Fig. 25A

510




Fig. 25B

521

